Data constraint generation technology for microprocessor instruction verification based on SMT solver

Paper

First seen 6/25/2026

Last seen 6/25/2026

Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

2 connections

Develops and employs data constraint generation for instruction verification.

SMT solver uses → 95% 1e

The proposed technology is based on an SMT solver, indicating the solver is used.