Intel

Organization

Intel is identified in the evidence as the organizational affiliation of Shreesha Srinath, a co-author of the 2021 MICRO-54 paper “Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation.”

First seen 5/27/2026

Last seen 5/28/2026

Evidence 1 chunks

Wiki v1

WIKI

Intel

Intel appears in the provided evidence as the affiliation of Shreesha Srinath, whose author listing includes an Intel email address and gives the location as Portland, Oregon, USA.

Research context

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

Shreesha Srinath ← part of 100% 1e

Shreesha Srinath is affiliated with Intel.

LINKED ENTITIES

1 links

Shreesha Srinath PART_OF Extracted graph relationship

CITATIONS

3 sources

3 citations — click to collapse

[1] Shreesha Srinath is listed with the affiliation Intel and an Intel email address in the author block of the MICRO-54 paper. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...

[2] The paper “Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation” was presented at MICRO-54 in 2021 and includes Shreesha Srinath among its authors. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...

[3] The paper presents Logic Fuzzer and Dromajo as tools for RISC-V processor verification and co-simulation. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...