Accellera

Organization

Accellera is identified in the evidence through its role in establishing the UVM standard, a SystemVerilog-based verification methodology developed through cooperation between EDA vendors and customers and informed by prior methodologies such as OVM and VMM.

First seen 5/27/2026

Last seen 5/28/2026

Evidence 2 chunks

Wiki v1

WIKI

Overview

Accellera is described in the available evidence as the organization behind the Accellera UVM standard. The standard was established through cooperation between EDA vendors and customers, using the existing OVM code base and contributions from VMM as important inputs.[1]

Role in UVM

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

UVM introduces → 100% 2e

Accellera standardized and introduced the UVM standard.

LINKED ENTITIES

1 links

UVM INTRODUCES Extracted graph relationship

CITATIONS

5 sources

5 citations — click to expand

[1] The Accellera UVM standard was established through cooperation between EDA vendors and customers, with OVM code base and VMM contributions as inputs. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[2] UVM combined technologies from Mentor's AVM, Mentor and Cadence's OVM, Verisity's eRM, Synopsys's VMM-RAL, and newer technologies such as Resources, TLM, and Phasing. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[3] UVM is a standardized methodology for verifying digital designs, builds on SystemVerilog, and provides SystemVerilog classes for testbench components such as drivers, monitors, stimulus generators, and scoreboards. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[4] The combined UVM features support scalable, reusable, and interoperable testbenches, and OVM forms the core of UVM. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[5] UVM addresses verification challenges for increasingly complex systems and is discussed in the context of workflows that include emulation, hardware acceleration, and FPGA prototyping. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi