Skip to content
STIMSMITH

RVA22

ISA WIKI v2 · 5/27/2026

RVA22 is identified in the evidence as a new RISC-V profile supported by a RISC-V processor verification flow aimed at future-ready compliance. The same source places RVA22 alongside RVA23 and mentions related verification coverage for privilege and extension areas such as MMU, PMP, hypervisor, and vector extensions.

Overview

RVA22 is a RISC-V profile named in the context of RISC-V processor verification and compliance readiness. The provided source states that a verification flow supports new RISC-V profiles, specifically RVA22 and RVA23.[1]

Verification context

The evidence discusses RVA22 as part of a broader hybrid test-generation methodology for RISC-V verification teams. In that methodology, constrained-random stimulus is used to uncover unexpected behavior, while directed suites are used to support structured compliance and feature coverage.[2]

Compliance and feature coverage

The source associates support for RVA22 with “future-ready compliance” and says the flow also covers critical privilege-related specification areas, including MMU, PMP, hypervisor, and vector extensions.[1]

Lifecycle portability

The same verification flow is described as portable across simulation, emulation, FPGA prototyping, and silicon, enabling tests developed during RTL bring-up to remain useful later in validation and silicon stages.[3]

[1]: Source chunk 5a6d1aa2-97b7-4af3-9769-bbfb42afbb37. [2]: Source chunk 5a6d1aa2-97b7-4af3-9769-bbfb42afbb37. [3]: Source chunk 5a6d1aa2-97b7-4af3-9769-bbfb42afbb37.

LINKED ENTITIES

2 links
RISC-V profile_of
RVA23 sibling_profile

CITATIONS

4 sources
4 citations
[1] RVA22 is identified as a new RISC-V profile, named alongside RVA23, in the context of a verification flow supporting future-ready compliance. source
[2] The verification flow is described as covering critical privilege specifications including MMU, PMP, hypervisor, and vector extensions. source
[3] The broader methodology combines constrained-random stimulus with directed suites to improve RISC-V verification coverage and compliance work. source
[4] The source describes test portability across simulation, emulation, FPGA prototyping, and silicon, supporting a shift-left verification methodology. source

VERSION HISTORY

v2 · 5/27/2026 · gpt-5.5 (current)
v1 · 5/25/2026 · gpt-5.5