DLX ISA

ISA

DLX ISA is described in the provided evidence as the instruction set implemented by the VAMP processor. In the cited VAMP case study, the implementation is said to cover the full DLX instruction set from Hennessy and Patterson, including load/store operations for several data widths, shift operations, jump-and-link operations, and arithmetic and logical operations.

First seen 5/26/2026

Last seen 5/26/2026

Evidence 2 chunks

Wiki v2

WIKI

Overview

DLX ISA is an instruction set identified in the evidence through the VAMP processor case study. The source states that VAMP "implements the full DLX instruction set from Hennessy and Patterson." [C1]

Instruction coverage noted in the evidence

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections

John L. Hennessy ← mentions 90% 2e

Hennessy and Patterson define the DLX instruction set.

David A. Patterson ← mentions 90% 2e

Hennessy and Patterson define the DLX instruction set.

VAMP ISA ← derived from 90% 1e

The VAMP ISA is based on the DLX instruction set.

CITATIONS

5 sources

5 citations — click to expand

[1] C1: VAMP implements the full DLX instruction set from Hennessy and Patterson. Test Program Generation for a Microprocessor: A Case Study

[2] C2: The DLX instruction set as implemented by VAMP includes load/store operations for double words, words, half words, and bytes, as well as shift, jump-and-link, arithmetic, and logical operations. Test Program Generation for a Microprocessor: A Case Study

[3] C3: In the Verisoft context, the VAMP programmer's model is an Isabelle/HOL specification over ISA configurations containing pcp, dcp, gprs, sprs, and mm, with the register and memory properties described in the article. Test Program Generation for a Microprocessor: A Case Study

[4] C4: The VAMP assembler model abstracts the ISA by using natural-number addresses, integer register and memory contents, readable instruction datatypes, hidden address translation, linear virtual memory, and no visible interrupts. Test Program Generation for a Microprocessor: A Case Study

[5] C5: The cited paper lists John L. Hennessy and David A. Patterson's Computer Architecture, Fourth Edition: A Quantitative Approach as reference [15] associated with the DLX instruction set statement. Test Program Generation for a Microprocessor: A Case Study