UVM Transaction Level Modeling

Concept

UVM Transaction Level Modeling (UVM TLM) is the UVM approach of representing communication between verification components as transaction objects rather than direct signal-level interactions. This abstraction lets verification engineers focus on functional behavior, supports high-level virtual-platform simulation before detailed RTL simulation, and can be used at abstraction levels ranging from functional models to cycle-accurate models.

First seen 5/27/2026

Last seen 5/28/2026

Evidence 2 chunks

Wiki v1

WIKI

Overview

UVM Transaction Level Modeling (UVM TLM) is a transaction-based communication style within UVM in which transactions represent the flow of data between different components of a system. These transactions are abstract representations of the data transfers that will occur when the system is implemented in hardware. [C1]

In the broader UVM testbench framework, dynamic data objects such as sequence items flow through verification components including drivers, monitors, stimulus generators, and scoreboards. [C2]

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

UVM part of → 100% 1e

UVM Transaction Level Modeling is a component of the UVM framework.

LINKED ENTITIES

1 links

UVM PART_OF Extracted graph relationship

CITATIONS

6 sources

6 citations — click to expand

[1] UVM TLM uses transactions to represent the flow of data between system components, and those transactions abstract hardware data transfers. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[2] UVM provides SystemVerilog classes for testbenches, including drivers, monitors, stimulus generators, and scoreboards, and dynamic data objects such as sequence items flow through the testbench. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[3] Using transactions instead of directly manipulating signals or wires lets verification engineers focus on functional behavior rather than low-level implementation details. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[4] UVM TLM supports virtual platforms for high-level simulation and testing before detailed RTL simulation, helping find bugs earlier. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[5] UVM TLM supports abstraction levels from high-level functional models to cycle-accurate models, allowing tests and coverage plans to be tailored to project needs. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[6] UVM components are self-contained units of verification logic, and UVM TLM is used as transaction-oriented communication among such components. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi