SystemVerilog Coverage Models

CodeArtifact

SystemVerilog Coverage Models are functional coverage artifacts used in RISC-V verification flows to measure exercised ISA features and system behaviors. In the provided evidence, ImperasFC/ImperasSC can auto-generate these models for RISC-V ISA features, and ImperasFC can generate them directly from the ISA specification. Because the models are conventional SystemVerilog, results can be viewed in standard coverage reporting tools such as Verdi and extended by users for custom features and cross-coverage.

First seen 5/25/2026

Last seen 5/26/2026

Evidence 2 chunks

Wiki v1

WIKI

Overview

SystemVerilog Coverage Models are functional coverage artifacts used in RISC-V verification to measure how thoroughly stimulus exercises ISA features and system behaviors. The evidence describes functional coverage and stimulus coverage as metrics for understanding coverage gaps in RISC-V verification, with automatically generated coverage models providing detailed insight into those gaps. [C1]

Generation

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

ImperasFC ← introduces 98% 2e

ImperasFC generates SystemVerilog coverage models directly from the ISA specification.

LINKED ENTITIES

2 links

ImperasFC GENERATES Extracted graph relationship

Verdi REPORTS_COVERAGE_RESULTS_FOR The evidence states that conventional SystemVerilog functional coverage results can be viewed in Verdi and that coverage results are merged in Verdi.

CITATIONS

7 sources

7 citations — click to expand

[1] SystemVerilog Coverage Models are used to measure functional coverage of RISC-V ISA features and system behaviors and to expose coverage gaps. source

[2] ImperasFC and ImperasSC auto-generate SystemVerilog coverage models for RISC-V ISA features. source

[3] A hybrid workflow uses constrained-random sweeps followed by ImperasFC functional coverage analysis, with ImperasFC generating SystemVerilog coverage models directly from the ISA specification. source

[4] Directed ImperasTS suites can target gaps left by random stimulus, including vector, MMU, PMP, and ePMP areas; the evidence gives an example involving Sv39 and Sv48 page table walks. source

[5] Because ImperasFC functional coverage is conventional SystemVerilog, results can be viewed in standard coverage reporting tools such as Verdi. source

[6] Users can extend ImperasFC functional coverage models to add custom feature coverage and cross-coverage points. source

[7] Coverage analysis can begin before RTL using ImperasSC; once RTL is available, gaps are highlighted and closed, results are merged in Verdi, and failing cases are replayed in VCS. source