Sudoku Solver SystemVerilog Test Bench
CodeArtifactFirst seen 7/14/2026
Last seen 7/14/2026
Evidence 5 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
5 connectionsThe paper uses the SystemVerilog Sudoku solver test bench as its primary experimental artifact.
The SystemVerilog test bench implements Sudoku constraint solving.
The test bench is simulated and solved using the VCS simulator.
The test bench implements OOP constraint composition in the OOP variant.
The test bench is written in SystemVerilog.