Skip to content
STIMSMITH

riscv_instruction_sequence

CodeArtifact WIKI v1 · 5/26/2026

riscv_instruction_sequence is identified as a collaborating code artifact in a RISC-V assembly program generation flow. In the cited flow, it works with gen_program(), riscv_asm_program_gen, base test classes, and helper classes to generate complete RISC-V assembly programs containing randomized instructions, randomized general-purpose register selections, and varied instruction patterns.

Overview

riscv_instruction_sequence is referenced as part of a RISC-V assembly instruction generation flow. The available evidence describes it as working together with gen_program(), functions in the same class, base test classes, and helper classes to generate a full RISC-V assembly language program. The generated programs contain random instructions, random general-purpose register selections for each instruction, and different instruction patterns.

Role in Program Generation

The cited generation flow centers on gen_program() and related helper functions. In that flow, riscv_instruction_sequence is one of the components used to produce complete assembly programs suitable for RISC-V verification scenarios.

The evidence specifically states that gen_program() and associated helpers work in concert with riscv_instruction_sequence, base test classes, and configuration helpers to produce complete RISC-V assembly programs. These outputs feature randomized instruction streams and randomized register choices.

Related Generation Context

The broader flow also includes main and sub-program generation, insertion of sub-programs into an instruction stream, host-interface instruction emission using gen_section(), and trap-handling setup such as pushing general-purpose registers to a kernel stack and selecting an mtvec_handler section containing exception and interrupt handlers. These details describe the surrounding assembly program generation environment in which riscv_instruction_sequence is referenced.

Evidence Limitations

The provided evidence does not describe the internal API, fields, inheritance hierarchy, or implementation details of riscv_instruction_sequence. It only supports describing the artifact as a participant in the RISC-V assembly program generation process.

LINKED ENTITIES

1 links
riscv_asm_program_gen collaborates_with

CITATIONS

4 sources
4 citations
[1] riscv_instruction_sequence participates in generation of full RISC-V assembly programs RISC-V source class riscv_asm_program_gen, the brain behind ...
[2] The generated programs include randomized instructions, randomized general-purpose register choices, and different instruction patterns RISC-V source class riscv_asm_program_gen, the brain behind ...
[3] gen_program(), riscv_instruction_sequence, base test classes, and helper or configuration classes work together in the generation flow RISC-V source class riscv_asm_program_gen, the brain behind ...
[4] The surrounding flow includes sub-program insertion, host-interface instructions, and trap-handler setup through gen_section(), push_gpr_to_kernel_stack(), and mtvec_handler selection RISC-V source class riscv_asm_program_gen, the brain behind ...