**Page table randomization** is a verification feature supported by **RISCV-DV**, an open-source SystemVerilog/UVM instruction generator for RISC-V processor verification. In RISCV-DV, it is listed as “page table randomization and exception,” indicating that the generator can create randomized page-table-related scenarios and associated exception behavior for processor verification workloads.[^1]

No graph connections found for this entity yet. It may appear in future ingestion runs.