Memory Interface Agent
ConceptA Memory Interface Agent is a testbench component used in the Ibex core verification environment to respond to core memory requests. Two instances are used: one for instruction fetch and one for the load-store unit interface.
First seen 5/27/2026
Last seen 5/28/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
A Memory Interface Agent is a component in the Ibex core testbench architecture that serves memory requests generated by the core. In the described testbench, the core executes a program stored in memory, while verification infrastructure compares the core trace log with a Spike ISS golden-model trace log and collects instruction coverage.
Role in the Ibex testbench
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
1 connectionsIbex testbench instantiates memory interface agents for instruction and data memory accesses.
LINKED ENTITIES
1 linksCITATIONS
5 sources5 citations — click to expand
[1] The Ibex testbench stimulates the Ibex core to execute a program stored in memory and compares the core trace log against a Spike ISS golden-model trace log. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[2] Two memory interface agents are instantiated in the Ibex testbench: one for instruction fetch and one for the LSU interface. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[3] The memory interface agents run slave sequences that wait for memory requests from the core and grant requests for instructions or data. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[4] The testbench uses a single memory model loaded with the compiled assembly test program, acting as a unified instruction/data memory that serves both memory interface agents. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[5] In the described test and sequence library, memory interface slave sequences simply serve the core's memory requests while tests coordinate loading programs, checking core status, and handling timeouts. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi