Illegal Instruction Generation

Overview

Illegal Instruction Generation is a verification capability used to create invalid or unsupported instruction encodings as part of processor validation. In the RISC-V verification ecosystem, this capability is supported by RISCV-DV, an open-source SystemVerilog/UVM instruction generator for RISC-V processor verification.^[1]