Skip to content
STIMSMITH

Debug Transport Module

Concept

A Debug Transport Module (DTM) is used in common RISC-V verification infrastructure to load test binaries into RTL simulations and generate artificial system calls. Evidence from a RISC-V co-simulation study reports that memory-mapped DTM interaction can introduce nondeterministic architectural state and false-positive co-simulation mismatches; the same study notes that Dromajo supports DTM but can avoid it by using memory and bootrom checkpoints.

First seen 5/27/2026
Last seen 5/28/2026
Evidence 1 chunks
Wiki v1

WIKI

Overview

A Debug Transport Module (DTM) is described in the provided evidence as part of a common RISC-V verification infrastructure. In that setting, DTM is used to load test binaries into RTL and to generate artificial system calls.

Role in RISC-V verification

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

2 connections
Dromajo ← uses 80% 1e
Dromajo supports Debug Transport Module but its usage is discouraged due to nondeterminism.
Dromajo compares with → 90% 1e
Dromajo avoids using Debug Transport Module by using memory and bootram checkpoints instead.

CITATIONS

4 sources
4 citations — click to collapse
[1] DTM is used in common RISC-V verification infrastructure to load test binaries to RTL and generate artificial system calls. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[2] Use of DTM can bring the core into a nondeterministic architectural state and cause false-positive co-simulation mismatches. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[3] Memory-mapped DTM interaction can be sensitive to the simulator host machine's characteristics and utilization, making simulations sometimes nondeterministic. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[4] Dromajo supports DTM, but its memory and bootrom checkpoint capability can make DTM unnecessary and can speed simulation by avoiding binary upload time. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...