**Debug Mode Support** is a feature of **RISCV-DV**, an open-source SystemVerilog/UVM instruction generator used for RISC-V processor verification. RISCV-DV includes support for debug-mode-oriented test generation through a **fully randomized debug ROM**, enabling randomized verification scenarios that exercise debug-related processor behavior as part of generated instruction streams.[^ff810966]

No graph connections found for this entity yet. It may appear in future ingestion runs.