00

#lang yosys

CodeArtifact ☆ WATCH ⎘ SHARE

First seen 6/9/2026

Last seen 6/9/2026

Evidence 2 chunks

01

NEIGHBORHOOD

7 nodes · 11 edges

graph · #lang yosys · depth=1

02

RELATIONSHIPS

6 connections

rtlv: push-button verification of software on hardware ← introduces 100% 2e evidence

The paper introduces the #lang yosys DSL as part of the rtlv workflow.

rtlv ← uses 100% 2e evidence

rtlv uses #lang yosys DSL to transform SMT-LIB circuit models into Rosette code.

Verilog to Rosette compiler implements → 100% 1e evidence

#lang yosys implements the Verilog to Rosette compilation by transforming Yosys SMT-LIB output.

SMT-LIB uses → 100% 1e evidence

#lang yosys takes Yosys's SMT-LIB output as its input.

Yosys depends on → 100% 1e evidence

#lang yosys depends on Yosys to produce the SMT-LIB circuit representation it transforms.

Rosette depends on → 100% 1e evidence

#lang yosys produces Rosette code that depends on the Rosette language.