SupeRFIVe

Tool

First seen 8/10/2026

Last seen 8/10/2026

Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

5 connections

Lockstep Simulation implements → 95% 1e

SupeRFIVe is an exemplar tool that implements the lockstep simulation methodology for RISC-V verification.

UVM-TLM uses → 92% 1e

SupeRFIVe uses UVM-TLM frameworks as part of its verification methodology for RISC-V.

RISC-V evaluates → 97% 1e

SupeRFIVe is specifically designed to verify RISC-V processor implementations.

DPI-C uses → 88% 1e

SupeRFIVe uses DPI-C as a language binding for communication between simulation components.

RTL evaluates → 85% 1e

SupeRFIVe verifies RTL implementations of RISC-V processors through lockstep simulation.