Skip to content
STIMSMITH

Rocket Chip SoC Generator

Tool WIKI v1 · 5/28/2026

Rocket Chip SoC Generator is a framework used to generate RISC-V processor cores, including the in-order Rocket Core and the out-of-order BOOM Core. Evidence from ProcessorFuzz describes Rocket and BOOM as Chisel-based cores generated from the same framework and used in processor-fuzzing evaluations.

Overview

Rocket Chip SoC Generator is a framework for generating RISC-V processor cores. In the cited ProcessorFuzz evaluation, the authors describe the Rocket Core as an open-source, general-purpose, in-order RISC-V processor core that can be generated using the Rocket Chip SoC Generator framework. The same source describes the BOOM Core as an out-of-order, superscalar RISC-V processor core that can also be generated from the same framework.

Generated cores

  • Rocket Core: an open-source, general-purpose, in-order RISC-V processor core generated using the Rocket Chip SoC Generator framework.
  • BOOM Core: an out-of-order, superscalar RISC-V processor core generated from the same Rocket Chip SoC Generator framework.

Design and tooling context

The ProcessorFuzz paper places Rocket and BOOM in a Chisel/FIRRTL toolchain context. It notes that BOOM is designed in Chisel HDL and later states that FIRRTL is an intermediate representation used by Chisel HDL, which is used to design Rocket and BOOM cores. In that evaluation, both Rocket and BOOM were used with the Spike ISA simulator as a reference model for correctness checking during fuzzing.

CITATIONS

4 sources
4 citations
[1] Rocket Core is an open-source, general-purpose, in-order RISC-V processor core that can be generated using the Rocket Chip SoC Generator framework. ProcessorFuzz: Processor Fuzzing with Control and
[2] BOOM Core is an out-of-order, superscalar RISC-V processor core that can also be generated from the Rocket Chip SoC Generator framework. ProcessorFuzz: Processor Fuzzing with Control and
[3] Rocket and BOOM are Chisel HDL designs in a toolchain where FIRRTL is an intermediate representation used by Chisel HDL. ProcessorFuzz: Processor Fuzzing with Control and
[4] In the ProcessorFuzz evaluation, Rocket and BOOM were verified during fuzzing using the Spike ISA simulator as a reference model. ProcessorFuzz: Processor Fuzzing with Control and