Skip to content
STIMSMITH

RISC-V Formal Verification Framework

Tool

RISC-V Formal Verification Framework is the SymbioticEDA/riscv-formal GitHub project, described publicly as a RISC-V formal verification framework. It is a Verilog repository and is cited in cross-level RISC-V processor-verification literature as a formal, model-checking-based approach, with such approaches noted as potentially facing scalability issues.

First seen 5/29/2026
Last seen 6/5/2026
Evidence 2 chunks
Wiki v1

WIKI

Overview

RISC-V Formal Verification Framework refers to the SymbioticEDA/riscv-formal project, whose public GitHub listing describes it as a "RISC-V Formal Verification Framework." The repository is listed as a Verilog project and, in the provided public context, has 631 stars and 104 forks, with the latest recorded update at 2026-05-15T10:52:06Z. [identity]

Role in RISC-V verification literature

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
The paper mentions the RISC-V formal verification framework as a related approach.
Model Checking implements → 85% 4e
The RISC-V Formal Verification Framework implements model checking-based formal verification.
formal verification implements → 90% 1e
The RISC-V Formal Verification Framework implements formal verification for RISC-V processors.

CITATIONS

4 sources
4 citations — click to collapse