Skip to content
STIMSMITH

Processor-UVM-Verification

Tool
First seen 7/28/2026
Last seen 7/28/2026
Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

4 connections
UVM environment for RISC-V processors ← mentions 100% 1e
Processor-UVM-Verification by Anish Gupta is mentioned as the starting point of the thesis.
Anish Gupta authored by → 100% 1e
Processor-UVM-Verification was created by Anish Gupta.
SystemVerilog Constraints uses → 100% 1e
Processor-UVM-Verification uses SystemVerilog constraints for random instruction generation.
Reference Model Check uses → 95% 1e
Processor-UVM-Verification embeds the reference model in the scoreboard for runtime checking.