Architecture Explorer
ToolFirst seen 8/18/2026
Last seen 8/18/2026
Evidence 2 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
4 connectionsArchitecture Explorer is the tool used to generate Verification IP from the ARM Architecture Specifications for use in ISA-Formal.
Architecture Explorer translates ASL specifications from ARM Architecture Reference Manuals to Verilog.
Architecture Explorer implements monomorphization to handle bitstring polymorphism in ASL.
Architecture Explorer uses constant propagation as part of translating ASL to Verilog.