TIUP
TechniqueTIUP is a processor formal-verification technique introduced in the paper “TIUP: Effective Processor Verification with Tautology-Induced Universal Properties.” It uses tautologies as universal properties and abstract specifications to cover processor data and control paths, aiming to reduce verification difficulty compared with approaches relying on a single self-consistency universal property.
WIKI
Overview
TIUP is a technique for effective processor verification using tautology-induced universal properties. It was introduced to address challenges in formal verification of large and intricate processor designs, where verification is described as complex, costly, and demanding in terms of labor and expertise for property formulation. [C1]
The technique uses tautologies as universal properties. In the cited abstract, these tautologies are described as abstract specifications that can cover processor data paths and control paths. [C2]
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →