Skip to content
STIMSMITH

Michael Roe

Person

Michael Roe is identified in the available evidence as a co-author of the IEEE Design & Test 2023 paper "Randomized Testing of RISC-V CPUs using Direct Instruction Injection," which describes TestRIG, a randomized testing framework for RISC-V implementations.

First seen 5/27/2026
Last seen 6/9/2026
Evidence 2 chunks
Wiki v1

WIKI

Overview

Michael Roe is listed as one of the authors of the paper "Randomized Testing of RISC-V CPUs using Direct Instruction Injection", published in IEEE Design & Test in 2023. The author list includes Alexandre Joannou, Peter Rugg, Jonathan Woodruff, Franz A. Fuchs, Marno van der Maas, Matthew Naylor, Michael Roe, Robert N. M. Watson, Peter G. Neumann, and Simon W. Moore. [C1]

Associated work

READ FULL ARTICLE →

NEIGHBORHOOD

2 nodes · 1 edges
graph · Michael Roe · depth=1

RELATIONSHIPS

1 connections
Michael Roe is listed as an author of the paper.

CITATIONS

4 sources
4 citations — click to collapse
[1] C1: Michael Roe is listed as a co-author of "Randomized Testing of RISC-V CPUs using Direct Instruction Injection" in IEEE Design & Test, 2023. Randomized Testing of RISC-V CPUs using Direct
[2] C2: The paper presents TestRIG as a randomized testing framework for RISC-V implementations that compares execution traces between models and implementations under test. Randomized Testing of RISC-V CPUs using Direct
[3] C3: The paper describes Direct Instruction Injection as supplying the next instruction from the test harness regardless of the CPU program counter. Randomized Testing of RISC-V CPUs using Direct
[4] C4: The paper states that RISC-V has a Sail formal model and presents TestRIG as a pragmatic equivalence-checking approach because whole-processor formal proof is not yet routinely automated. Randomized Testing of RISC-V CPUs using Direct