Skip to content
STIMSMITH

Krste Asanovic

Person WIKI v1 · 5/28/2026

Krste Asanovic is identified in the provided evidence as one of the professors who led the initiation of the RISC-V project at the University of California, Berkeley in 2010, alongside David Patterson and their team.

Overview

Krste Asanovic is a professor associated with the origins of the RISC-V instruction set architecture. The RISC-V project is described as having originated in the Computer Science Division at the University of California, Berkeley and as having been initiated in 2010 under the leadership of Professors Krste Asanovic and David Patterson, together with their team.[1]

Role in RISC-V

The provided evidence identifies Asanovic as one of the leaders of the RISC-V project at its inception. The first RISC-V specifications were made public in 2011, after the project began at Berkeley in 2010.[1]

RISC-V is characterized in the evidence as a modular instruction set architecture with alternative base parts and optional extensions. Its ISA base and extensions are described as being developed through collaboration among industry, research, and educational institutions.[1]

Later RISC-V ecosystem context

The same source states that RISC-V International was formed in 2015 to support standardization and adoption of the RISC-V ISA. It also describes RISC-V as being provided under royalty-free open-source licenses, distinguishing it from many other ISA designs.[1]

CITATIONS

3 sources
3 citations
[1] The RISC-V project originated from the Computer Science Division at the University of California, Berkeley and was initiated in 2010 under the leadership of Professors Krste Asanovic and David Patterson with their team. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[2] The first RISC-V specifications were made public in 2011, and RISC-V International was formed in 2015 to support standardization and adoption of the ISA. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[3] RISC-V is described as a modular ISA with alternative base parts and optional extensions, developed through collaboration among industry, research, and educational institutions. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi