Skip to content
STIMSMITH

Ajay Joshi

Person

Ajay Joshi is listed as a Boston University Department of ECE author of the paper “ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance,” which presents a CSR-transition-coverage-guided processor fuzzer for RTL verification.

First seen 5/28/2026
Last seen 6/8/2026
Evidence 3 chunks
Wiki v1

WIKI

Overview

Ajay Joshi is listed as an author affiliated with the Department of ECE at Boston University on the paper “ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance.”

Research represented in the available evidence

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

4 connections
ProcessorFuzz paper ← authored by 100% 2e
Ajay Joshi is listed as an author of the ProcessorFuzz paper.
Boston University part of → 100% 1e
Ajay Joshi is affiliated with Boston University.
Ajay Joshi is listed as an author of the paper.
Ajay Joshi is listed as an author of the paper.

CITATIONS

3 sources
3 citations — click to collapse
[1] Ajay Joshi is listed as an author of “ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance” and is affiliated with the Department of ECE at Boston University in the paper author block. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance
[2] ProcessorFuzz is presented as a processor fuzzer for RTL verification guided by a novel CSR-transition coverage metric that monitors Control and Status Register transitions to explore processor states. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance
[3] The paper reports evaluation on Rocket, BOOM, and BlackParrot; triggering ground-truth bugs 1.23× faster on average than DIFUZZRTL; and exposing eight new RISC-V core bugs plus one reference-model bug, all confirmed by developers. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance