Skip to content
STIMSMITH

VeriContaminated: assessing LLM-driven Verilog coding for data contamination

Paper
First seen 9/3/2026
Last seen 9/3/2026
Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections
GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation ← mentions 90% 1e
The paper cites VeriContaminated for data contamination concerns.