Skip to content
STIMSMITH

Comprehensive Verilog Design Problems (CVDP) benchmark

Paper
First seen 9/3/2026
Last seen 9/3/2026
Evidence 2 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections
GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation ← mentions 100% 2e
The paper uses CVDP benchmark for deriving fine-grained mutation operators.