Architectural Verification of Processors Using Symbolic Instruction Graphs

Paper

First seen 8/1/2026

Last seen 8/1/2026

Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

5 connections

A. Chandra authored by → 100% 1e

A. Chandra is listed as a co-author of this paper.

V. Iyengar authored by → 100% 1e

V. Iyengar is listed as a co-author of this paper.

I. Nair authored by → 100% 1e

I. Nair is listed as a co-author of this paper.

B. Rosen authored by → 100% 1e

B. Rosen is listed as a co-author of this paper.

The paper presents architectural verification using symbolic instruction graphs.