Skip to content
STIMSMITH

Freescale Semiconductor

Organization
First seen 7/1/2026
Last seen 7/1/2026
Evidence 2 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
Constrained-Random Verification (CRV) uses → 90% 2e
Freescale Semiconductor employs CRV in its SoC design verification flow.
Vijeta Marwah ← part of 100% 1e
Vijeta Marwah works as a Design Engineer at Freescale Semiconductor.
Saurabh Mishra ← part of 100% 1e
Saurabh Mishra works as Lead Design Engineer at Freescale Semiconductor.