Test Vector Post-Processing
ConceptTest Vector Post-Processing is a reduction step in a coverage-guided fuzzing flow for cross-level processor verification. It clusters test vectors that trigger mismatches so verification engineers can focus on groups of vectors that detect the same bug.
First seen 5/25/2026
Last seen 5/25/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
Test Vector Post-Processing is described as the second step in a cross-level processor verification approach based on co-simulation and Coverage-Guided Fuzzing (CGF). In that flow, the first step is a CGF-based fuzzing loop that generates a set of test vectors, and the second step is post-processing, which reduces the generated set.
Purpose
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →LINKED ENTITIES
1 linksCITATIONS
6 sources6 citations — click to expand
[1] Test Vector Post-Processing is the second step in a cross-level processor verification approach based on co-simulation and Coverage-Guided Fuzzing, following a fuzzing loop that generates test vectors. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing
[2] The post-processing step reduces the generated set of test vectors. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing
[3] The purpose of the post-processing step is to reduce manual labor for verification engineers by clustering test vectors that trigger mismatches and encapsulating vectors that detect the same bug. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing
[4] In the described flow, the fuzzer generates test vectors used as instruction streams for a co-simulation that combines an RTL core under test and a reference ISS. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing
[5] The execution controller checks whether the processors behave equally by comparing register values, and unequal register values indicate a mismatch. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing
[6] The co-simulation is compiled with more extensive logging instrumentation to provide the additional feedback required for post-processing. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing