MINRES The Good Core (TGC)
CodeArtifactFirst seen 6/2/2026
Last seen 6/2/2026
Evidence 3 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
4 connections Cross-level processor verification via endless randomized instruction stream generation with coverage-guided aging ← evaluates 100% 2e
The paper evaluates the approach using the MINRES TGC 32-bit pipelined RISC-V core as DUT.
MINRES TGC is a 32-bit pipelined RISC-V processor implementing the RISC-V ISA.
MINRES TGC is a product of MINRES Technologies GmbH.
MINRES TGC is a pipelined RTL core requiring pipeline-aware verification.