Skip to content
STIMSMITH

Microprocessor design verification

Concept

Microprocessor design verification is the discipline of confirming that a processor implementation conforms to its functional specification prior to fabrication. Although widely acknowledged as critically important, rigorous methodologies for it have historically been uncommon, with industry relying on ad hoc approaches that have occasionally allowed design bugs to escape into shipping silicon. Plan-driven methodologies that pair an explicit verification plan with pseudo-random test-program generation, as exemplified by IBM's Genesys tool, have been proposed to elevate verification from an ad hoc activity to a repeatable engineering discipline, and have been applied to commercial x86 designs.

First seen 6/9/2026
Last seen 7/9/2026
Evidence 3 chunks
Wiki v2

WIKI

Overview

Microprocessor design verification is the discipline of confirming that a processor implementation conforms to its intended functional specification prior to tape-out and manufacture. Its importance is widely acknowledged in the hardware design community, because defects that escape pre-silicon verification can be extremely costly to remediate after a chip has been produced in volume and shipped to customers [1].

Historical methodology gap

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

4 connections
Genesys ← uses 1e
Genesys is used in the domain of microprocessor design verification.
Microprocessor design verification by two-phase evolution of variable length tests ← evaluates 100% 1e
The paper addresses microprocessor design verification using evolutionary techniques.
two-phase evolution of variable length tests ← implements 90% 1e
The two-phase evolution technique is used to implement microprocessor design verification.
evolutionary test program generation ← implements 90% 1e
Evolutionary test program generation is applied to microprocessor design verification.

LINKED ENTITIES

3 links
Microprocessor design verification by two-phase evolution of variable length tests EVALUATES Extracted graph relationship
two-phase evolution of variable length tests IMPLEMENTS Extracted graph relationship
evolutionary test program generation IMPLEMENTS Extracted graph relationship

CITATIONS

7 sources
7 citations — click to expand
[1] As of the late 1990s, despite broad recognition of its importance, no rigorous methodology was commonly followed for microprocessor design verification. Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family (IBM Research, DATE 1999)
[2] The two infamous Pentium Floating Point bugs served as cautionary examples of the consequences of insufficient verification rigor. Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family (IBM Research, DATE 1999)
[3] The proposed plan-driven methodology relies on a verification plan that induces 'smart sets' of tests which systematically carry out the verification tasks. Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family (IBM Research, DATE 1999)
[4] Genesys is an automatic pseudo-random test-program generator developed at IBM Research that consumes a verification plan and produces targeted yet randomized test programs. Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family (IBM Research, DATE 1999)
[5] The methodology was applied to verify an x86 design, and the authors argued the approach could have helped detect or avoid known escape bugs such as the Pentium Floating Point defects. Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family (IBM Research, DATE 1999)
[6] Smith, Bartley, and Fogarty (1997) introduced an evolutionary approach to microprocessor design verification based on two-phase evolution of variable-length tests, in which an outer search evolves test program length and an inner phase evolves the contents of each candidate program. Towards Automating Simulation-Based Design Verification Using ILP (Springer chapter citing Smith, Bartley, Fogarty 1997)
[7] Broader evolutionary test program generation methods for processor verification were subsequently explored, including Corno, Cumani, Reorda, and Squillero's work on evolutionary test program induction. Towards Automating Simulation-Based Design Verification Using ILP (Springer chapter citing Corno et al. 2002)