CoreMark

CodeArtifact

CoreMark® is an industry-standard benchmark used to measure the performance of CPUs and embedded microcontrollers (MCUs). It is implemented as a portable C codebase maintained as an open-source project, and it is widely adopted as a real-world benchmark alongside other suites such as Dhrystone in processor and SoC verification flows.

First seen 6/25/2026

Last seen 6/25/2026

Evidence 1 chunks

Wiki v1

WIKI

Overview

CoreMark® is a benchmark designed to measure the performance of central processing units (CPU) and embedded microcontrollers (MCU) [source: eembc/coremark repository summary]. It is maintained as an open-source C project and is recognized as an industry-standard benchmark for evaluating processor and MCU performance.

Implementation

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

Real-world benchmarks implements → 88% 1e

Performance assessment includes running CoreMark as part of real-world benchmarking.

LINKED ENTITIES

1 links

Real-world benchmarks IMPLEMENTS Extracted graph relationship

CITATIONS

4 sources

4 citations — click to collapse

[1] CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcontrollers (MCU). eembc/coremark

[2] The official CoreMark source is maintained as a C-language project on GitHub under the eembc/coremark repository (1,209 stars, 410 forks, last updated 2026-06-22). eembc/coremark

[3] In the NaxRiscv lockstep verification methodology, CoreMark and Dhrystone are used as real-world benchmarks to assess performance and software–hardware integration after directed compliance tests, alongside OS boot sequences ranging from FreeRTOS to the Linux boot stage. Comprehensive lockstep verification for NaxRiscv SoC integrating ...

[4] The NaxRiscv verification flow combines real-world benchmarks such as CoreMark with riscv-tests/riscv-arch-tests compliance suites, RISCV-DV constrained-random testing, and UVM-based functional coverage reported via vcover. Comprehensive lockstep verification for NaxRiscv SoC integrating ...