Skip to content
STIMSMITH

Combined Test Case

Concept

A combined test case is a single test case generated for functional verification of a design that simultaneously exercises multiple distinct functions of the design-under-verification, in contrast to separate test cases that each target only one function. Combined test cases are typically produced by dynamically interleaving several predefined test templates, each directed at a specific verification task (for example, cache operations and direct memory access), in a non-predetermined order so that interactions between functions are exercised together.

First seen 7/8/2026
Last seen 7/8/2026
Evidence 3 chunks
Wiki v1

WIKI

Combined Test Case

Definition

In functional verification of a design-under-verification (DUV), a combined test case is a single test case that covers several different functions of the design at the same time, rather than testing each function in isolation. The term is used in the context of verification plans that contain multiple tasks targeting different functions, where it is desirable to exercise those functions jointly.

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
cache operations uses → 90% 1e
A combined test case can target cache operations for processors while simultaneously testing direct memory accesses.
direct memory access uses → 90% 1e
A combined test case can include direct memory access transactions interleaved with other template transactions.
Multiprocessor Verification ← uses 88% 1e
Multiprocessor verification benefits from combined test cases that exercise multiple functions simultaneously.

CITATIONS

9 sources
9 citations — click to expand
[1] Test cases that cover different functions are referred to herein as 'combined test cases.' US7627843B2 - Dynamically interleaving randomly generated test cases
[2] A combined test case targets cache operations for processors while testing DMA from an I/O device. US7627843B2 - Dynamically interleaving randomly generated test cases
[3] Single-processor templates can be reused and combined with a multi-processor enable/disable template by interleaving. US7627843B2 - Dynamically interleaving randomly generated test cases
[4] Existing methods for creating combined test cases (manual combination, cross-product templates, concatenated templates, mixed independent agents) suffer from low flexibility and costly maintenance. US7627843B2 - Dynamically interleaving randomly generated test cases
[5] Combined test cases are generated by dynamically interleaving multiple predefined test templates in a non-predetermined (typically random) order, with weights controlling relative frequency. US7627843B2 - Dynamically interleaving randomly generated test cases
[6] Generation aspects include unbreakable sections, relative transaction sparseness, bounded adjacency between template occurrences, and prologue/epilogue sections. US7627843B2 - Dynamically interleaving randomly generated test cases
[7] A template arbitrator unit selects the next contributing template and global testing knowledge can constrain multiple templates to share resources. US7627843B2 - Dynamically interleaving randomly generated test cases
[8] The combined test case is executed by a simulator or realization of the design-under-verification. US7627843B2 - Dynamically interleaving randomly generated test cases
[9] In contemporary software-engineering research, test-case-based functional assessment is used within hybrid evaluation frameworks for LLM-based end-to-end software development agents. Benchmarking and Studying the LLM-based Agent System in End-to-End Software Development