Cache Controller

Concept

In the provided sources, a cache controller appears as a hardware design and specification target in multiple contexts: design verification, DRAM-cache architectural modeling, and cache-coherence protocol specification. The evidence specifically covers a cache controller verification example evaluated with machine learning, a cycle-level DRAM cache controller model in gem5, and per-controller specification tables for the LOCKE coherence protocol.

First seen 6/2/2026

Last seen 6/3/2026

Evidence 1 chunks

Wiki v1

WIKI

Overview

Within the provided evidence, a cache controller is not introduced through a general textbook definition; instead, it appears through three research uses:

Design verification target: a cache controller design is used as a hardware verification example in work on machine-learning-assisted verification.
Architectural exploration target: a DRAM cache controller is studied in a cycle-level gem5 model for systems that use DRAM as a cache for non-volatile main memory.
Protocol specification target: cache controllers are specified in detail under the LOCKE coherence protocol using table-based descriptions.

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

Optimizing Design Verification using Machine Learning: Doing better than Random ← evaluates 100% 2e

One of the two hardware verification examples presented in the paper is a Cache Controller design.

LINKED ENTITIES

1 links

Optimizing Design Verification using Machine Learning: Doing better than Random EVALUATES Extracted graph relationship

CITATIONS

5 sources

5 citations — click to expand

[1] A cache controller design is used as one of two hardware verification examples in the machine-learning-based verification paper. Optimizing Design Verification using Machine Learning: Doing better than Random

[2] The machine-learning-based verification approach is reported to perform significantly better than random or constrained-random approaches on functional coverage and on reaching complex hard-to-hit states. Optimizing Design Verification using Machine Learning: Doing better than Random

[3] A cycle-level DRAM cache model was integrated with gem5 to model and evaluate systems using DRAM as a cache to non-volatile main memory. A Cycle-level Unified DRAM Cache Controller Model for 3DXPoint Memory Systems in gem5

[4] The DRAM cache controller design space was explored through case studies including scheduling policies, buffering, different memory technology combinations, wear-leveling, and workload sensitivity to cache sizes. A Cycle-level Unified DRAM Cache Controller Model for 3DXPoint Memory Systems in gem5

[5] The LOCKE paper gives detailed specifications of the coherence protocol for each cache controller using a table-based technique and includes transient states. LOCKE Detailed Specification Tables