cache coherency
ConceptCache coherency is described in the provided evidence as a core concern in multiprocessor microprocessors and an increasingly important integration feature in CPU-FPGA systems. The sources emphasize that coherency behavior is difficult to verify because it interacts with multi-level caches, external interfaces, asynchronous events, shared-data patterns, arbitration, and routing traffic. They also show that modern FPGA platforms expose multiple cache-coherent integration options whose performance depends on protocol choice and access pattern.
First seen 6/2/2026
Last seen 6/5/2026
Evidence 4 chunks
Wiki v1
WIKI
Overview
In the provided sources, cache coherency appears as both:
- a microarchitectural function associated with multiprocessor systems and complex external interfaces, and
- a system-integration feature for heterogeneous CPU-FPGA platforms. [1][7][8]
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
3 connectionsSBVer targets cache coherency in multiprocessor configurations as part of its verification scope.
MPVer is designed to verify cache coherency protocols in multiprocessor systems.
MTPG is a portable test generator for cache-coherent multiprocessors.
CITATIONS
8 sources8 citations — click to expand
[1] High-performance microprocessors use external interfaces that buffer requests, allow multiple outstanding loads and stores, maintain multi-level caches, and perform cache coherency in multiprocessor configurations; this state space and asynchronous external events make verification difficult. Code Generation and Analysis for the Functional Verification of Microprocessors
[2] Multiprocessor verification requires testing cache coherency protocols and MP primitives; false sharing can be used to increase processor interaction and cover cache-coherency mechanisms without expensive locking, while true data sharing is tested with locks. Code Generation and Analysis for the Functional Verification of Microprocessors
[3] MPVer was parameterized by per-CPU access frequency to different memory segments to generate traffic patterns, stress routing algorithms, and observe MP-system stability; it can run on either simulation models or real multiprocessor systems. Code Generation and Analysis for the Functional Verification of Microprocessors
[4] SBVer is a code generator focused on exercising the external interface and cache management units of the microprocessor. Code Generation and Analysis for the Functional Verification of Microprocessors
[5] MPVer targets sharing of information across processors and communication between processors in an MP system. Code Generation and Analysis for the Functional Verification of Microprocessors
[6] The cited literature identifies MTPG as 'A Portable Test Generator for Cache-Coherent Multiprocessors.' Code Generation and Analysis for the Functional Verification of Microprocessors
[7] An FPGA-focused source states that FPGAs can support cache coherency, that many deployments are non-cache-coherent or asymmetric with CPU-controlled coherency, and that ECI supports both symmetric and asymmetric protocols. ECI: a Customizable Cache Coherency Stack for Hybrid FPGA-CPU Architectures
[8] A SoC-FPGA source states that modern platforms support multiple I/O cache coherence options between CPUs and FPGAs, that performance depends on application and data-access pattern, and that proposed modifications improved overall performance by an average of 20%. Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device