blackbox ALU
ConceptIn the riscv-formal verification framework, the 'blackbox ALU' feature (controlled by the `RISCV_FORMAL_BLACKBOX_ALU` macro) allows the actual ALU operations of a core under test to be abstracted away when checking the consistency of the stream of retired instructions (e.g., the 'regcheck' check), so that the formal tool does not need to reason about ALU internals to validate instruction-stream behavior.
WIKI
Overview
blackbox ALU is a configuration option of the riscv-formal framework. It instructs the formal verification environment to hide (black-box) the arithmetic logic unit of the processor core under test when the goal of the check is to verify properties about the stream of retired instructions rather than the exact arithmetic results.
This is useful because reasoning about concrete ALU behavior can be a major source of complexity for the solver. By black-boxing the ALU, the formal engine only needs to establish consistency properties (for example, that retired instructions agree with the register file state) without having to prove the correctness of the ALU's internal computations.
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →