Architectural Validity Rules

Overview

Architectural validity rules are declarative constraints that describe legal or architecturally defined behavior of a hardware design under test. In model-based stimuli generation, they are part of the input knowledge used by a generic test-generation engine to create valid hardware tests for a given architecture.^[1]