Address Translation Path Generation

Concept

Address Translation Path Generation is a future test-generation technique mentioned in the Threadmill post-silicon exerciser paper, focused on leveraging smart off-line pre-generation to produce interesting address translation paths that improve test quality for caches, memory, and I/O subsystems.

First seen 7/9/2026

Last seen 7/9/2026

Evidence 1 chunks

Wiki v1

WIKI

Overview

Address Translation Path Generation is a test-generation concept described as a future research direction in the paper introducing Threadmill, a post-silicon exerciser for multi-threaded processors. It is motivated by the need to broaden post-silicon validation coverage to subsystems whose behavior depends on how virtual-to-physical address mappings are constructed and traversed during execution.

Motivation and Context

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

Threadmill ← mentions 80% 1e

The paper mentions future work to leverage address translation path generation as a future enhancement for Threadmill.

LINKED ENTITIES

1 links

Threadmill MENTIONS Extracted graph relationship

CITATIONS

3 sources

3 citations — click to collapse

[1] Address Translation Path Generation is a planned extension leveraging smart off-line pre-generation to create interesting address translation paths. Threadmill: a post-silicon exerciser for multi-threaded processors

[2] The technique is intended to enable Threadmill to become a more important player in caches, memory, and I/O subsystem validation. Threadmill: a post-silicon exerciser for multi-threaded processors

[3] Threadmill is used in the verification of the POWER7 processor chip and supports a unified pre- and post-silicon verification methodology sharing test plans and template languages. Threadmill: a post-silicon exerciser for multi-threaded processors