Skip to content
STIMSMITH

Abstract Graph Description

Concept

Abstract Graph Description (AGD) is an input accepted by BRVer, either provided by a user or generated heuristically. It describes a branch graph, including node count, connectivity, and per-branch actions, which BRVer then "compiles" into an instruction stream whose runtime behavior matches the described flow.

First seen 6/2/2026
Last seen 6/5/2026
Evidence 2 chunks
Wiki v1

WIKI

Overview

Abstract Graph Description (AGD) is an input to BRVer. The paper states that BRVer accepts configuration parameters together with an AGD, and that the AGD may be user-provided or generated heuristically. [C1]

What an AGD specifies

According to the source, an input AGD contains:

  • the number of nodes in the graph, effectively the number of branches;
  • how those nodes are connected to one another; and
  • for each branch, the action to perform on successive arrivals: either fall through or take the branch. [C2]

Role in code generation

BRVer "compiles" the AGD input to produce an instruction stream whose runtime behavior correctly represents the flow described by the AGD. [C3]

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections
BRVer ← uses 100% 3e
BRVer uses an Abstract Graph Description as input to model branch structures.

CITATIONS

4 sources
4 citations — click to collapse
[1] AGD is an input accepted by BRVer and may be user-provided or generated heuristically. Code Generation and Analysis for the Functional Verification of Microprocessors
[2] An AGD specifies the number of nodes, how nodes are connected, and for each branch whether to fall through or take the branch on successive arrivals. Code Generation and Analysis for the Functional Verification of Microprocessors
[3] BRVer compiles the AGD into an instruction stream whose runtime behavior matches the flow described by the AGD. Code Generation and Analysis for the Functional Verification of Microprocessors
[4] BRVer can place user-provided filler code between branches, including code from tools such as SBVer and Theo. Code Generation and Analysis for the Functional Verification of Microprocessors