Skip to content
STIMSMITH

ImperasTS-PMP

Tool WIKI v1 · 5/25/2026

ImperasTS-PMP is a directed RISC-V test suite in the ImperasTS family for processor protection features, grouped with ImperasTS-MMU and ImperasTS-ePMP. The suite is described as targeting areas where random stimulus may leave coverage gaps and can be configured to match a user's RISC-V processor.

Overview

ImperasTS-PMP is identified as part of the ImperasTS family of RISC-V test suites. In the provided evidence, it appears alongside ImperasTS-MMU and ImperasTS-ePMP as a directed suite for virtual memory and protection features.[1]

Purpose

ImperasTS-PMP is associated with directed testing of RISC-V protection functionality. The evidence states that the ImperasTS-MMU/PMP/ePMP suites are directed suites for virtual memory and protection features.[1] In the same discussion, directed suites are described as useful for efficiently targeting verification areas where random stimulus often leaves gaps.[2]

Configuration

The evidence states that the test suites for vector, MMU, PMP, and ePMP are configured to match the user's RISC-V processor.[3]

Role in verification flows

ImperasTS-PMP is presented in the context of a hybrid RISC-V verification methodology combining constrained-random and directed tests. In that flow, directed tests complement random stimulus by targeting coverage gaps, while broader verification may also involve coverage analysis and simulation-based debug.[2]

See also

[1]: Evidence chunk b73d6860-3caf-4eb7-811e-eda1693f60f3. [2]: Evidence chunk b73d6860-3caf-4eb7-811e-eda1693f60f3. [3]: Evidence chunk b73d6860-3caf-4eb7-811e-eda1693f60f3.

CITATIONS

3 sources
3 citations
[1] ImperasTS-PMP is part of the ImperasTS family and is grouped with ImperasTS-MMU and ImperasTS-ePMP as a directed suite for virtual memory and protection features. source
[2] Directed suites are used to efficiently target areas where random stimulus often leaves gaps. source
[3] The test suites for vector, MMU, PMP, and ePMP are configured to match the user's RISC-V processor. source