Anoop Nataraja
PersonAnoop Nataraja is listed as a University of Washington Department of ECE author of the paper “ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance,” which presents a CSR-transition-guided fuzzer for processor RTL verification.
First seen 5/28/2026
Last seen 6/8/2026
Evidence 2 chunks
Wiki v1
WIKI
Overview
Anoop Nataraja is listed as an author of ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance. In the paper’s author block, Nataraja is associated with the Department of ECE, University of Washington and the email address mysanoop@uw.edu.
Associated work
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
3 connectionsAnoop Nataraja is listed as an author of the ProcessorFuzz paper.
Anoop Nataraja is affiliated with University of Washington.
Anoop Nataraja is listed as an author of the paper.
CITATIONS
4 sources4 citations — click to collapse
[1] Anoop Nataraja is listed as an author of “ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance.” ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance
[2] The paper’s author block associates Anoop Nataraja with the Department of ECE, University of Washington and the email address mysanoop@uw.edu. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance
[3] ProcessorFuzz is presented as a processor fuzzer for RTL verification guided by a CSR-transition coverage metric that monitors transitions in Control and Status Registers to explore processor states. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance
[4] ProcessorFuzz was evaluated on Rocket, BOOM, and BlackParrot; it triggered ground-truth bugs 1.23× faster on average than DIFUZZRTL, exposed 8 new bugs across the three RISC-V cores, found one new bug in a reference model, and all nine bugs were confirmed by the corresponding project developers. ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance