Skip to content
STIMSMITH

Nvidia

Organization WIKI v1 · 5/27/2026

Nvidia is identified in the provided evidence as the affiliation of Polychronis Xekalakis, a co-author of the 2021 MICRO-54 paper "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation."

Overview

Nvidia appears in the provided evidence as the organizational affiliation for Polychronis Xekalakis, listed with an Nvidia email address and a Portland, Oregon, USA location in the author block of the 2021 MICRO-54 paper "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation."

Research context

The cited paper addresses RISC-V processor verification. Its abstract describes Logic Fuzzer (LF) as a tool that expands verification-space exploration without requiring additional verification tests by randomizing design-under-test states or control signals where functionality is not affected. The paper also describes Dromajo as an RV64GC emulator designed for co-simulation and presented as a processor verification framework for RISC-V cores.

Associated people

  • Polychronis Xekalakis — listed as affiliated with Nvidia and as a co-author of the MICRO-54 2021 paper.

LINKED ENTITIES

1 links
Polychronis Xekalakis PART_OF

CITATIONS

4 sources
4 citations
[1] Polychronis Xekalakis is listed with Nvidia as affiliation in the author block of the MICRO-54 2021 paper. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[2] The cited paper is titled "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation" and was published in the 54th Annual IEEE/ACM International Symposium on Microarchitecture. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[3] The paper presents Logic Fuzzer as a tool for expanding RISC-V processor verification-space exploration without creating additional verification tests. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[4] The paper describes Dromajo as an RV64GC emulator designed for co-simulation and as a processor verification framework for RISC-V cores. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...