Test Vector — STIMSMITH

Test Vector

Concept

In the cited processor-verification fuzzing flow, a test vector is a fuzzer-generated, bounded input that is used as an instruction stream for co-simulation of an RTL processor core against a reference ISS. A Translation Buffer deterministically expands the bounded test vector into an endless instruction stream, while execution control, mutation strategies, and post-processing manage runtime, coverage growth, mismatch detection, and duplicate bug reports.

First seen 5/26/2026

Last seen 5/29/2026

Evidence 5 chunks

Wiki v1

WIKI

Definition

In the cited cross-level processor-verification approach, a test vector is the input generated by a coverage-guided fuzzer and used as the instruction stream for co-simulation. The co-simulation combines an RTL core under test with a reference instruction-set simulator (ISS), and both execute the instruction stream derived from the test vector. [test-vector-role]

Representation as an instruction stream

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing ← uses 100% 2e

Test vectors are generated by the fuzzer and used as instruction streams for co-simulation.

LINKED ENTITIES

2 links

Coverage-guided Fuzzing generates The evidence states that the CGF-based fuzzing loop uses a fuzzer to generate test vectors.

AFL mutates The evidence identifies AFL as the coverage-guided fuzzer being enhanced with problem-specific mutations applied to test vectors.

CITATIONS

11 sources

11 citations — click to expand

[1] test-vector-role Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[2] translation-buffer Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[3] translation-buffer-structure Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[4] execution-control Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[5] mismatch-detection Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[6] fast-exploration Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[7] coverage-retention Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[8] bitflip-purpose Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[9] enhanced-havoc Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[10] postprocessing-purpose Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[11] postprocessing-clustering Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing