SweRV (VeeR EL2)

CodeArtifact

First seen 6/21/2026

Last seen 6/21/2026

Evidence 1 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

1 connections

RISC-V implements → 98% 1e

SweRV (VeeR EL2) is a RISC-V processor core implementing RV32I IMC ISA.