Internet-of-Things

Concept

In the provided evidence, the Internet-of-Things (IoT) is discussed as a fast-growing market segment that contributes to demand for scalable, customized computing cores, rapidly changing processor requirements, and increased interest in Instruction Set Architectures such as modular, extensible RISC-V.

First seen 5/26/2026

Last seen 5/26/2026

Evidence 1 chunks

Wiki v1

WIKI

Overview

The Internet-of-Things (IoT) is presented in the evidence as a fast-growing market area, alongside wearables, that has created strong demand for scalable and customized computing cores with rapidly changing requirements. [C1]

Hardware and processor-design implications

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

RISC-V ← uses 90% 1e

RISC-V is widely used in IoT and wearable markets.

CITATIONS

5 sources

5 citations — click to expand

[1] The Internet-of-Things and wearable markets are fast-growing and have created high demand for scalable and customized computing cores with rapidly changing requirements. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[2] In response to demand for customized computing cores, Instruction Set Architectures are described as being in high demand. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[3] RISC-V is described as a modern, free, open-source ISA designed to be modular and extensible for building application-specific processors. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[4] Many emerging embedded systems integrate a RISC-V core, and efficient RTL processor verification is described as crucial for keeping up with short innovation cycles. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

[5] Simulation-based verification techniques are described as prevalent because of ease of use and scalability, but they rely on strong processor-level input-stimulus generation. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing