Deeptrans Address Translation Verification
ConceptDeeptrans is a model-based approach to functional verification of address translation mechanisms, described in a 2003 paper by A. Adir et al. presented at the 4th International Workshop on Microprocessor Test and Verification.
First seen 5/26/2026
Last seen 5/26/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
Deeptrans is identified in the available evidence as “A Model-Based Approach to Functional Verification of Address Translation Mechanisms.” The cited work is attributed to A. Adir et al. and focuses on the functional verification of address translation mechanisms.
Publication context
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →CITATIONS
3 sources3 citations — click to collapse
[1] Deeptrans is described as a model-based approach to functional verification of address translation mechanisms. [PDF] Genesys-pro: innovations in test program generation for functional ...
[2] The Deeptrans work is attributed to A. Adir et al. and was published in the Proceedings of the 4th International Workshop on Microprocessor Test and Verification: Common Challenges and Solutions, IEEE CS Press, 2003, pages 3–7. [PDF] Genesys-pro: innovations in test program generation for functional ...
[3] The Genesys-Pro paper includes the Deeptrans paper in its references. [PDF] Genesys-pro: innovations in test program generation for functional ...