CPU Bug Detection
ConceptCPU bug detection, as described in the cited 2024 RTL-fuzzing work, focuses on finding processor hardware defects before deployment. The provided evidence centers on RTL fuzzing challenges and on INSTILLER, a proposed approach that shortens instruction inputs, models interrupts and exceptions more realistically, and uses hardware-aware fuzzing strategies.
First seen 5/24/2026
Last seen 6/3/2026
Evidence 5 chunks
Wiki v2
WIKI
CPU Bug Detection
CPU bug detection is the task of identifying defects in processor hardware before deployment. In the provided evidence, this topic is discussed through the lens of RTL fuzzing, with emphasis on practical limits of earlier fuzzing approaches and on a proposed system called INSTILLER.
Context
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
12 connectionsInstiller is evaluated on its ability to detect CPU bugs through RTL fuzzing experiments.
CPU bug detection research mentions Spectre as a well-known example of a CPU hardware bug.
CPU bug detection research mentions Meltdown as a well-known example of a CPU hardware bug.
CPU bug detection research mentions the Ryzen segfault bug as a reported hardware bug.
CPU bug detection research mentions the Pentium FDIV bug as a notorious hardware bug.
CPU bug detection research mentions the Broadwell MCE bug as a notable hardware bug.
Instiller is designed for CPU bug detection through RTL fuzzing.
Meltdown is mentioned as a motivating example of why CPU bug detection is critical.
Spectre is mentioned as a motivating example of why CPU bug detection is critical.
The Pentium FDIV bug is mentioned as a real-world CPU bug motivating detection work.
The Broadwell MCE bug is mentioned as a real-world CPU bug motivating detection work.
The Ryzen segfault bug is mentioned as a real-world CPU bug motivating detection work.
LINKED ENTITIES
2 linksCITATIONS
6 sources6 citations — click to expand
[1] The cited 2024 work frames CPU bug detection as finding processor hardware defects before deployment and notes that earlier fuzzing approaches suffered from growing, ineffective RTL input instruction sequences. INSTILLER: Towards Efficient and Realistic RTL Fuzzing
[2] Earlier CPU fuzzing work handled interruptions simply and did not simulate exceptions, multiple interruptions and exceptions, or their priorities, limiting realism and state coverage. [2401.15967] Instiller: Towards Efficient and Realistic RTL Fuzzing
[3] INSTILLER uses input instruction distillation based on a variant of ant colony optimization (VACO) to shorten inputs, with the paper describing the goal as preserving original coverage with a shorter subset. [2401.15967] Instiller: Towards Efficient and Realistic RTL Fuzzing
[4] INSTILLER adds hardware-related seed selection and mutation, including heuristics around special instructions and registers and mutation by insertion or deletion based on instruction length. [2401.15967] Instiller: Towards Efficient and Realistic RTL Fuzzing
[5] The prototype Instiller reports 29.4% higher coverage, 79.3% shorter inputs than DiFuzzRTL, 17.0% more mismatches, and a 6.7% average execution-speed increase. [2401.15967] Instiller: Towards Efficient and Realistic RTL Fuzzing
[6] The paper summarizes its contributions as instruction distillation, support for multiple interruptions and exceptions with priorities, hardware-based seed selection and mutation, and experimental results showing the tool outperforms previous work. [2401.15967] Instiller: Towards Efficient and Realistic RTL Fuzzing